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Editorial Introduction to the Special Section on Petri
Nets in Semiconductor Manufacturing F OR THE PAST three decades, the theory of Petri nets (PN's) has been developed into a powerful tool for the modeling, design, analysis, planning, scheduling, control, and implementation of manufacturing systems. These systems can be characterized as discrete event systems (DES) that may exhibit such features as concurrency, asynchrony, nondeterminism, mutual exclusion, resource sharing, deadlocks, routing flexibility and lot sizes. Semiconductor manufacturing systems are complex DES. Their complexity owes to the complicated semiconductor production and test procedures, and the large number of resources shared in the systems. PN's have gained more and more attentions in semiconductor manufacturing due to their graphical and mathematical advantages over traditional tools to deal with discrete-event dynamics and characteristics of complex systems. This special section aims to present some of significant current results in the use of PN's in semiconductor manufacturing system design and automation.
Four papers and three briefs are selected in the section. For readers not familiar with PN's, the first paper "Modeling, Analysis, Simulation, Scheduling, and Control of Semiconductor Manufacturing Systems: A Petri Net Approach" by ourselves serves as a tutorial paper. It reviews applications of PN's in semiconductor manufacturing automation. Fundamental definitions and concepts of PN's are introduced. It proceeds to discuss the use of modules and a general method for constructing a system model. The method is demonstrated through an AT&T FWS-200 flexible workstation for producing printed circuit boards. Next, important PN properties and their implications in semiconductor manufacturing, and analysis methods are presented. Timed PN's are introduced for simulation, performance evaluation, and scheduling purposes. An application-oriented case study of the photolithography area in a real-world IC wafer fabrication system is presented to demonstrate the effectiveness of PN's for significant applications. The tutorial paper concludes with the active research areas and future research directions in applying PN's to design of semiconductor manufacturing systems.
The second paper, "Modeling, Qualitative Analysis, and Performance Evaluation of the Etching Area in an IC Wafer Fabrication System Using Petri Nets" by Jeng, Xie, and Chou presents a project of applying PN's to modeling and analysis of a real-world system. Several generic modules are proposed Publisher Item Identifier S 0894-6507(98) 05875-8. to capture important characteristics of wafer manufacturing and serves as a basis to construct a complex system model in a systematic fashion. Based on them, a modular approach is presented and illustrated through PN modeling of the etching area of an industrial IC wafer fabrication system. A theory on analyzing its qualitative properties is presented. Performance of the target area is evaluated by simulation. The system model is validated quantitatively by comparing simulated and real machine utilization. The model is used to answer "whatif" questions, e.g., the maximal throughput and bottleneck machines are predicted when the modeled resources change in their quantity and operational speeds.
Allam and Alla in "Modeling and Simulation of an Electronic Component Manufacturing System Using Hybrid Petri Nets" propose hybrid PN's as an approximation of "discrete" PN's to tackle the state explosion problem in analyzing largescale semiconductor manufacturing systems. First, hybrid PN's are presented intuitively with a simple production system with batches. By comparing discrete and hybrid PN's for modeling this system, the paper shows that the latter approximates the former well and can save significant simulation time. Next, a generalized timed marked hybrid PN is formally defined. It is applied to an assembly-test workshop of electronic components that is characterized by a high throughput and a unique routing of different components. Simulation results of average buffer levels and production rates are presented.
The fourth paper, "Scheduling of Semiconductor Test Facility via Petri Nets and Hhybrid Heuristic Search" by Xiong and Zhou presents two PN-based heuristic search strategies, called hybrid BF-BT and hybrid BT-BF, for scheduling semiconductor test facility. The strategies are proposed to cope with the complexity of multiple lots scheduling by combining best first search and backtracking search. Hybrid BF-BT begins with best-first search until a depth bound is reached. Then backtracking search is adopted using the best present marking as a starting node. If failing to find a solution, it returns to obtain the second best marking and continues. As an opposite approach, hybrid BT-BF starts backtracking search followed best first search. From simulation results, the paper concludes that the latter performs much better than the former. Application of hybrid BT-BF to a complex facility of wafer sort and final test is shown.
The first brief, "Modeling and Performance Analysis of Cluster Tools Using Petri Nets," by Srinivasan proposes a 0894-6507/98$10.00 © 1998 IEEE method, called state cycle analysis, to analyze throughput performance of cluster tools. These tools are gaining everincreasing importance as the semiconductor industry migrates to larger wafer sizes and small device geometry. Janneck and Naedele in "Modeling a Die Bonder with Petri Nets: a case study" present a tool called CodeSign that allows object oriented design and simulation of high-level timed PN models. It is used to model and analyze a die bonder in the IC packaging process. The developed model is compared with a previous spreadsheet model in four configurations with actual measurements on the machine. The results show that a prediction error obtained from CodeSign is smaller than that from the spreadsheet model. The final brief "Modeling and Emulation of a Furnace in IC Fab Based on Coloredtimed Petri Net" by Lin and Huang proposes the use of hierarchical colored-timed Petri nets (CTPN) to model furnaces. It presents the CTPN model of a furnace and an emulation environment. The performance of a furnace can be easily tested via emulation without its actual installation.
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